#[no_mangle(all)]
entity main(clk: clock, leds: inv [bool; 4]) {

    reg(clk) counter: uint<24> = counter +. 1;

    set leds = (counter >> 20).as_bits()[0..4];
}