24 lines
1011 B
XML
24 lines
1011 B
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<!DOCTYPE gowin-synthesis-project>
|
|
<Project>
|
|
<Version>beta</Version>
|
|
<Device id="GW5AST-138C" package="PBGA484A" speed="1" partNumber="GW5AST-LV138PG484AC1/I0"/>
|
|
<FileList>
|
|
<File path="/work/RTL/spade.v" type="verilog"/>
|
|
<File path="/work/RTL/pll.v" type="verilog"/>
|
|
<File path="/work/RTL/gowin_pll_mod.v" type="verilog"/>
|
|
</FileList>
|
|
<OptionList>
|
|
<Option type="disable_insert_pad" value="0"/>
|
|
<Option type="global_freq" value="5.000"/>
|
|
<Option type="looplimit" value="2000"/>
|
|
<Option type="output_file" value="/work/impl/gwsynthesis/build.vg"/>
|
|
<Option type="print_all_synthesis_warning" value="0"/>
|
|
<Option type="ram_rw_check" value="0"/>
|
|
<Option type="top_module" value="main"/>
|
|
<Option type="vcc" value="0.9"/>
|
|
<Option type="verilog_language" value="verilog-2001"/>
|
|
<Option type="vhdl_language" value="vhdl-1993"/>
|
|
</OptionList>
|
|
</Project>
|